IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

This article has now been updated. Please use the final version.

An Efficient Design for General Mixed Radix FFT Processors
Cuimei MaHe ChenYijian LiuYanfei Wang
Author information
JOURNAL FREE ACCESS Advance online publication

Article ID: 13.20160060


A general mixed-radix FFT design for in-place strategy is derived and a low-complexity scheme for efficiently implementing mixed-radix FFTs is proposed. In this method, we develop an accumulator that can simply and practically generate addresses for the operands, as well as the twiddle factors. This approach extends the range of FFT size and reduces the hardware complexity of any non-power-of-two memory-based FFTs. Finally, the 3780-point FFT is taken an example to illustrate the validation of the proposed method.

Content from these authors
© 2016 by The Institute of Electronics, Information and Communication Engineers