IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

This article has now been updated. Please use the final version.

Reduced complexity polynomial multiplier architecture for finite fields GF(2m)
Se-Hyu ChoiKeon-Jik Lee
Author information
JOURNAL FREE ACCESS Advance online publication

Article ID: 14.20160797

Details
Abstract

This letter presents a low-complexity semi-systolic array imple- mentation for polynomial multiplication over GF(2m). We consider finite field Montgomery modular multiplication (MMM) based on two-level para- llel computing approach to reduce the cell delay, latency, and area-time (AT) complexity. Compared to related multipliers, the proposed scheme yields significantly lower AT complexity.

Content from these authors
© 2017 by The Institute of Electronics, Information and Communication Engineers
feedback
Top