IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

BARR: Congestion aware scheduling algorithm for Network-on-Chip Router
Nan SuKun WangXiaoshan YuHuaxi GuYantao GuoJiayi Chen
著者情報
ジャーナル フリー 早期公開

論文ID: 14.20161247

この記事には本公開記事があります。
詳細
抄録

Scheduling algorithm is crucial to the performance of the Network-on-chip router. Different from traditional scheduling algorithms that concentrate on local fairness, we propose a congestion-aware scheduling algorithm based on input buffer of downstream router. The scheduling algorithm keeps a match dynamically between input and output by detecting the flits number to be transferred in the same packet. It can reduce network congestion especially under heavy traffic loads. Compared to RRM and iSLIP algorithm, the new scheduling algorithm can increase the saturation throughput by 8.2% and reduce the average communication latency by 7.8% under non-uniform traffic.

著者関連情報
© 2017 by The Institute of Electronics, Information and Communication Engineers
feedback
Top