A two-step offset calibration in dynamic comparator using body voltage control

Abstract

An accurate two-step offset calibration technique based on body voltage control for PMOS and NMOS devices is presented for dynamic latch type comparator. An efficient implementation of calibration logic is also introduced. Design issues and the function of the proposed scheme are discussed and simulated in 90nm CMOS.