IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

Boosting Performance of SSD with Chip-level RAID by Deferring Garbage Collection
Jie LiangYongkun LiHao ChenYinlong Xu
著者情報
キーワード: RAID, SSD, Garbage Collection, performance
ジャーナル フリー 早期公開

論文ID: 15.20180407

この記事には本公開記事があります。
詳細
抄録

Garbage Collection (GC) degrades SSDs' performance notably, especially for SSDs deployed with chip-level RAID. To address this issue, we propose a deferring garbage collection (DGC) scheme to improve the I/O performance. DGC first predicts whether GC will be triggered on a chip by monitoring its amount of awaiting write requests and the available free pages, and then redirects some pending writes to other “idle” chips so as to defer the GC on busy chips and mitigate the interference between GC and writes. We implement DGC atop a trace-driven simulator. Compared with traditional GC schemes of SSD deployed with chip-level RAID-5, DGC can reduce the average response time by 5.8% - 46.7%, and the 99-th percentile response time by 25.3% - 77.6%, under different workloads.

著者関連情報
© 2018 by The Institute of Electronics, Information and Communication Engineers
feedback
Top