IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

A High Efficient CTLE for 12.5 Gbps Receiver of JESD204B Standard
Gang ChenMin GongDongbing FuJunan Zhang
著者情報
ジャーナル フリー 早期公開

論文ID: 15.20180617

この記事には本公開記事があります。
詳細
抄録

A 12.5 Gbps continuous-time linear equalizer circuit (CTLE) constructed with two stage equalizer, three stages of limiting amplifier and designed in 55 nm CMOS technology for high speed serial interface of JESD204B standard is presented. Beside using degeneration RC pair to compensate low pass response of the channel and high frequency signal loss, the first equalizer also utilizes inductive shunt peaking technology to further extend the bandwidth of input signals. The proposed circuit was simulated with post layout parasitic extraction and achieves around 20 ps peak-to-peak jitter, 1.08 V voltage swing and a data rate of 12.5 Gbps through 10-inch FR-4 PCB trace with the characteristic of low equalization power consumption.

著者関連情報
© 2018 by The Institute of Electronics, Information and Communication Engineers
feedback
Top