IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

DPA Countermeasures for Reconfigurable Crypto Processor using Non-deterministic Execution
Hai HuangBin YuZhiwei LiuRui WengJunfeng GaoMingyuan Ren
著者情報
ジャーナル フリー 早期公開

論文ID: 15.20180987

この記事には本公開記事があります。
詳細
抄録

This brief proposes a differential power analysis (DPA) countermeasure for reconfigurable crypto processors. This method is verified on Field Programmable Gate Array (FPGA). The FPGA runs at clock frequency of 10 MHz, and AES algorithm is mapped on the array. Our countermeasure is based on random delay insertion (RDI), meanwhile keep pipeline processing of data. Effective DPA resistance is achieved by generating delays which subject to approximate uniform distribution and rearranging the processing order of data. This method can improve the difficulty of DPA and keep high throughput. This method also adapt to any other hardware pipeline style cipher processor.

著者関連情報
© 2018 by The Institute of Electronics, Information and Communication Engineers
feedback
Top