IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

A Quadrature LO-Generator Using An External Single-Ended Clock Receiver for Dual-Band WLAN Applications
Tian TianPeng LiHui-qun HuangBin Wu
著者情報
ジャーナル フリー 早期公開

論文ID: 18.20210130

この記事には本公開記事があります。
詳細
抄録

A low phase noise quadrature LO-generator for dual-band wireless local area network (WLAN) applications is presented. The quadrature LO-generator is composed of a clock receiver, a CML divider, and two quadrature dividers for the dual-band, respectively. A clock receiver converts the single-ended clock to a differential signal. Then a quadrature divider with a 25% duty cycle generates four quadrature signals for mixers. The split-grounded architecture and multiply ground pads decrease the inductive component of ground impedance as well as the ground bounce of the single-ended input. The phase noise is -143dBc/Hz and -149dBc/Hz at 1MHz offset in the 2.4-GHz and 5-GHz bands, respectively.

著者関連情報
© 2021 by The Institute of Electronics, Information and Communication Engineers
feedback
Top