IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

A Series-Connected Asymmetrical PWM Half-bridge Three-level Converter with Reduced Circulating Current
Jianhua ZhangYongle ChenLei ZhaoJiahui Cai
著者情報
ジャーナル フリー 早期公開

論文ID: 18.20210433

この記事には本公開記事があります。
詳細
抄録

A novel three-level (TL) converter topology is proposed in this paper. The primary side of the proposed converter consists of two asymmetric half-bridge inverters, which are connected in series. The rectifier stage is composed of two parallel full-bridge-rectifier (FBR) which use the same diodes as the common current path. The asymmetrical-PWM control is employed to regulate output voltage. Compared with the traditional TL converters, the circulating current can be significantly reduced. Moreover, all the switches can achieve ZVS performance with a small leakage inductor over wide load range. The parallel connection of the two FBR also helps to reduce the current ripple of the filter inductor, leading to high density switching converter design. In this paper, a laboratory prototype(480-600 Vdc input, 96Vdc/12A output) based on the proposed converter is built to validate the theoretical analysis.

著者関連情報
© 2021 by The Institute of Electronics, Information and Communication Engineers
feedback
Top