Unit Cell Mismatch Scrambling Method for High-Resolution Unary DAC based on Virtual 3D Layout

Dan Yao; Xuanyan Bai; Shogo Katayama; Anna Kuwana; Kazuyuki Kawauchi; Haruo Kobayashi; Kouji Hirai; Akira Suzuki; Satoshi Yamada; Tomoyuki Kato; Ritsuko Kitagawa; Takeshi Shimamura; Gopal Adhikari; Nobuto Ono; Kazuhiro Miura; Shigeya Yamaguchi

doi:10.1587/elex.19.20220430

This article has now been updated. Please use the final version.

Unit Cell Mismatch Scrambling Method for High-Resolution Unary DAC based on Virtual 3D Layout

Dan Yao, Xuanyan Bai, Shogo Katayama, Anna Kuwana, Kazuyuki Kawauchi, Haruo Kobayashi, Kouji Hirai, Akira Suzuki, Satoshi Yamada, Tomoyuki Kato, Ritsuko Kitagawa, Takeshi Shimamura, Gopal Adhikari, Nobuto Ono, Kazuhiro Miura, Shigeya Yamaguchi

Author information

Dan Yao
Division of Electronics and Informatics, Gunma University
Xuanyan Bai
Division of Electronics and Informatics, Gunma University
Shogo Katayama
Division of Electronics and Informatics, Gunma University
Anna Kuwana
Division of Electronics and Informatics, Gunma University
Kazuyuki Kawauchi
Division of Electronics and Informatics, Gunma University
Haruo Kobayashi
Division of Electronics and Informatics, Gunma University
Kouji Hirai
Jedat Inc.
Akira Suzuki
Jedat Inc.
Satoshi Yamada
Jedat Inc.
Tomoyuki Kato
Jedat Inc.
Ritsuko Kitagawa
Jedat Inc.
Takeshi Shimamura
Jedat Inc.
Gopal Adhikari
Jedat Inc.
Nobuto Ono
Jedat Inc.
Kazuhiro Miura
Jedat Inc.
Shigeya Yamaguchi
Jedat Inc.

Keywords: Unary DAC, Mismatch Scrambling, Dynamic Element Matching, Virtual 3D Layout of Unit Cells, SFDR

JOURNAL FREE ACCESS Advance online publication

Article ID: 19.20220430

DOI https://doi.org/10.1587/elex.19.20220430

The final version of this article is now available: Vol. 19 (2022), No. 24 pp. 20220430-20220430

Details

Abstract

The paper studies a unit cell mismatch scrambling method for a high-resolution unary DAC based on virtual 3-dimensional (3D) layout, to improve its spurious-free dynamic range (SFDR) for communication applications. This can be implemented with relatively simple interconnections and scrambling circuits, compared to that based on the 2-dimentional (2D) layout.

Corresponding author

Register with J-STAGE for free!