IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

This article has now been updated. Please use the final version.

Design considerations for ESD protection diodes in bulk FinFET technology
Dae-Yeol YouJaeho LeeKang-Il Cho
Author information
JOURNAL FREE ACCESS Advance online publication

Article ID: 22.20240755

Details
Abstract

This paper presents design considerations for electrostatic discharge (ESD) protection diodes in 5 nm bulk FinFET technology. Performance metrics of various diode structures, including gated diodes, STI diodes, and square diodes, are evaluated using 3D TCAD device simulations, focusing on thermal breakdown current, on-resistance, and parasitic capacitance. The simulation results are further analyzed to understand the physical mechanisms influencing these performance metrics. In terms of thermal breakdown current, simulation results indicate that the square diode exhibits the best performance, followed by the STI diode, and then the gated diode. Regarding parasitic capacitance, the STI diode demonstrates superior performance, followed by the square diode, and finally the gated diode.

Content from these authors
© 2025 by The Institute of Electronics, Information and Communication Engineers
feedback
Top