電気学会論文誌C(電子・情報・システム部門誌)
Online ISSN : 1348-8155
Print ISSN : 0385-4221
ISSN-L : 0385-4221
<電気回路・電子回路>
2値化ニューラルネットワークに特化した超小型プロセッサの設計・解析
増淵 友一伊藤 裕也津田 紀生五島 敬史郎
著者情報
ジャーナル 認証あり

2021 年 141 巻 2 号 p. 165-171

詳細
抄録

A lot of multiplication circuits and a large-scale memory are required to operate a neural network. However, it is also necessary to use a low-power consumption and small-scale processor with a neural network for an embedded image-processing system. A binarized neural network (BNN) operating on the basis of the binary operation method is one of the candidates for solving such problems because the multiplication circuit is unnecessary, and a relatively small memory is required. In this study, an ultrasmall processor was designed with a specialized BNN based on the processor with a very small area for function, “Pilaf.” The processor designed is called “Pulin,” in which a control circuit is added that can access a large memory area and an image-processing arithmetic circuit. Despite the addition of some circuits, the design of Pulin demonstrates the same chip area as that of Pilaf because the architecture and the state machine are optimized. In addition, the processing time taken in the case of the neural network execution was reduced to approximately half that of the conventional processor. In addition, a large-scale integration (LSI) circuit was fabricated, and the delay time and operation speed of Pulin were analyzed using an LSI tester.

著者関連情報
© 2021 電気学会
前の記事 次の記事
feedback
Top