2021 年 141 巻 2 号 p. 165-171
A lot of multiplication circuits and a large-scale memory are required to operate a neural network. However, it is also necessary to use a low-power consumption and small-scale processor with a neural network for an embedded image-processing system. A binarized neural network (BNN) operating on the basis of the binary operation method is one of the candidates for solving such problems because the multiplication circuit is unnecessary, and a relatively small memory is required. In this study, an ultrasmall processor was designed with a specialized BNN based on the processor with a very small area for function, “Pilaf.” The processor designed is called “Pulin,” in which a control circuit is added that can access a large memory area and an image-processing arithmetic circuit. Despite the addition of some circuits, the design of Pulin demonstrates the same chip area as that of Pilaf because the architecture and the state machine are optimized. In addition, the processing time taken in the case of the neural network execution was reduced to approximately half that of the conventional processor. In addition, a large-scale integration (LSI) circuit was fabricated, and the delay time and operation speed of Pulin were analyzed using an LSI tester.
J-STAGEがリニューアルされました! https://www.jstage.jst.go.jp/browse/-char/ja/