Analysis and Compensation of Voltage Distortion by Zero Current Clamping in Voltage-Fed PWM Inverter

Abstract

In voltage-fed PWM inverter, the relation between the reference voltage and the output voltage is nonlinear. Especially, when the currents are around zero point, the nonlinear voltage distortion invokes the most serious problems in the system performance. In this paper, the analysis of the voltage distortion by the zero current clamping phenomenon is discussed. From this analysis, a novel distortion voltage compensation strategy that eliminates zero current clamping is presented. Experimental results are also presented to demonstrate the validity of the proposed method.