論文ID: 22008110
The dynamic and steady-state behaviors of distributed power supply in a DC architecture with a minimized DC bus capacitor is investigated in this paper using the power balance control technique. The circuit is simulated and analyzed using MATLAB Simulink. The proposed system significantly improves the dynamic response of the converter to load steps with the minimized DC bus capacitor for a distributed Power System. The possibility of using a ratio of capacitance/watt lower than the typical values used in commercial applications, while maintaining the output voltage regulation, is theoretically proved. The minimized DC bus capacitors of the proposed system are 100 μF (0.1 μF/W), 400 μF (0.47 μF/W), 80 μF (0.53 μF/W), 100 μF (0.67 μF/W), 2000 μF (5 μF/W) and 2000 μF (5 μF/W) for the 380 Vdc, 100Vdc, 60Vdc, 48Vdc, 24Vdc, and 12Vdc, respectively. The simulation results show the following advantages: small capacitor size, reduced converter volume, good steady-state behavior, and fast dynamic transient response.
J-STAGEがリニューアルされました!https://www.jstage.jst.go.jp/browse/-char/ja/