IEEJ Journal of Industry Applications
Online ISSN : 2187-1108
Print ISSN : 2187-1094
ISSN-L : 2187-1094

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

Over 99.7% Efficiency at 100 kW DC-DC Power Conversion using a 3.3 kV SiC Device and Discussion on Device dv/dt Estimation
Atsuo KawamuraYukinori TsurutaHidemine Obara
著者情報
ジャーナル フリー 早期公開

論文ID: 23013265

この記事には本公開記事があります。
詳細
抄録

This paper is a re-evaluation of a completed project (High Efficiency Demonstration Grant Using High Voltage SiC Device) from the perspective of accurate efficiency measurement; additionally, this paper discusses on device dv/dt estimation. A topology called the high-efficiency energy conversion system (HEECS), which is one variety of partial boost circuit topologies, is introduced to achieve efficiency over 99.5%. The topology exhibits a very high efficiency for applications in which the output voltage variation is within a certain ratio of the rated output voltage. This paper summarizes the basic features of the topology and theoretically derives the principle of high-efficiency realization. The high efficiency is measured by the back-to-back(BTB) connection of two converters, and the efficiency and accuracy on this method are theoretically derived and confirmed using the measured data of 3.3 kV output voltage at 100 kW output. The theoretical estimation of dv/dt for a 3.3 kV SiC device to reduce dual-active-bridge(DAB) soft-switching loss is discussed. Furthermore, a trend of DC-DC conversion efficiency is shown, and we show that the partial boost topology is a promising approach for achieving high efficiency dc-dc conversion.

著者関連情報
© 2024 The Institute of Electrical Engineers of Japan
feedback
Top