2022 Volume 142 Issue 1 Pages 15-16
To fabricate a nanohole array chip, a mask in nanosphere lithography was fabricated by drag-coating convective self-assembly using two glass slides. The relationship between the volume fraction of 500-nm-diameter polystyrene (PS) particles and the deposition rate under our experimental conditions was determined. Masks with a monolayer of PS particles were deposited on glass slides. Plasma etching of the PS particles was carried out to reduce their diameter. Au was sputtered over the mask, and the mask was then removed. Finally, a nanohole array was obtained using this simple procedure.
IEEJ Transactions on Industry Applications
IEEJ Transactions on Electronics, Information and Systems
IEEJ Transactions on Power and Energy
IEEJ Transactions on Fundamentals and Materials
The Journal of The Institute of Electrical Engineers of Japan
The transactions of the Institute of Electrical Engineers of Japan.C
The transactions of the Institute of Electrical Engineers of Japan.B
The transactions of the Institute of Electrical Engineers of Japan.A
The Journal of the Institute of Electrical Engineers of Japan