抄録
With the higher density of semiconductor devices, the yield prediction simulations such as the CAA (Critical Area Analysis) generally have to take a few days. Therefore, faster calculation is needed to reduce the elapsed time of the prediction. This study aims to propose a management structure of the design layout data which enable the elapsed time of CAA simulation to be considerably faster than the current one while still keeping the simulation accuracy unchanged. A management structure of the layout data using the range tree and interval tree and a prediction method of the query range size were developed to make the 2-dimensional range query in the CAA faster. The CAA calculation which is 10 times to 500 times faster than the current one was achieved.
