Abstract
In general, it is important to reduce the area and the number of I/O terminals, when the cryptographic circuit such as DES circuit is implemented on FPGA.
In this paper, we propose the FPGA implementation technique for cryptographic circuit.
Simulation results show the effectiveness of the proposed implementation technique.