IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Special Section on Progress & Trend of Superconductor-based Computers
32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor
Takahiro KAWAGUCHINaofumi TAKAGI
Author information
JOURNAL FREE ACCESS

2022 Volume E105.C Issue 6 Pages 245-250

Details
Abstract

A 32-bit arithmetic logic unit (ALU) is designed for a rapid single flux quantum (RSFQ) bit-parallel processor. In the ALU, clocked gates are partially replaced by clockless gates. This reduces the number of D flip flops (DFFs) required for path balancing. The number of clocked gates, including DFFs, is reduced by approximately 40 %, and size of the clock distribution network is reduced. The number of pipeline stages becomes modest. The layout design of the ALU and simulation results show the effectiveness of using clockless gates in wide datapath circuits.

Content from these authors
© 2022 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top