IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Special Section on Circuits and Design Techniques for Advanced Large Scale Integration
Impact of Self-Heating in Wire Interconnection on Timing
Toshiki KANAMOTOTakaaki OKUMURAKatsuhiro FURUKAWAHiroshi TAKAFUJIAtsushi KUROKAWAKoutaro HACHIYATsuyoshi SAKATAMasakazu TANAKAHidenari NAKASHIMAHiroo MASUDATakashi SATOMasanori HASHIMOTO
著者情報
ジャーナル 認証あり

2010 年 E93.C 巻 3 号 p. 388-392

詳細
抄録
This paper evaluates impact of self-heating in wire interconnection on signal propagation delay in an upcoming 32nm process technology, using practical physical parameters. This paper examines a 64-bit data transmission model as one of the most heating cases. Experimental results show that the maximum wire temperature increase due to the self-heating appears in the case where the ratio of interconnect delay becomes largest compared to the driver delay. However, even in the most significant case which induces the maximum temperature rise of 11.0°C, the corresponding increase in the wire resistance is 1.99% and the resulting delay increase is only 1.15%, as for the assumed 32nm process. A part of the impact reduction of wire self-heating on timing comes from the size-effect of nano-scale wires.
著者関連情報
© 2010 The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top