J-STAGE Home  >  Publications - Top  > Bibliographic Information

IEICE Transactions on Electronics
Vol. E95.C (2012) No. 4 pp. 546-554

Language:

http://doi.org/10.1587/transele.E95.C.546

Special Section on Solid-State Circuit Design - Architecture, Circuit, Device and Design Methodology

A 65nm self synchronous field programmable gate array (SSFPGA) which uses autonomous gate-level power gating with minimal control circuitry overhead for energy minimum operation is presented. The use of self synchronous signaling allows the FPGA to operate at voltages down to 370mV without any parameter tuning. We show both 2.6x total energy reduction and 6.4x performance improvement at the same time for energy minimum operation compared to the non-power gated SSFPGA, and compared to the latest research 1.8x improvement in power-delay product (PDP) and 2x performance improvement. When compared to a synchronous FPGA in a similar process we are able to show up to 84.6x PDP improvement. We also show energy minimum operation for maximum throughput on the power gated SSFPGA is achieved at 0.6V, 27fJ/operation at 264MHz.

Copyright © 2012 The Institute of Electronics, Information and Communication Engineers

Share this Article