A Time-Domain Architecture and Design Method of High Speed A-to-D Converters with Standard Cells

Masao TAKAYAMA; Shiro DOSHO; Noriaki TAKEDA; Masaya MIYAHARA; Akira MATSUZAWA

doi:10.1587/transele.E96.C.813

Special Section on Analog Circuits and Related SoC Integration Technologies

A Time-Domain Architecture and Design Method of High Speed A-to-D Converters with Standard Cells

Masao TAKAYAMA, Shiro DOSHO, Noriaki TAKEDA, Masaya MIYAHARA, Akira MATSUZAWA

著者情報

キーワード: time-domain architecture, time-to-digital converter, interleaving, successive approximation

ジャーナル認証あり

2013 年 E96.C 巻 6 号 p. 813-819

DOI https://doi.org/10.1587/transele.E96.C.813

詳細

抄録

In this paper, we describe a new method to deal with analog signal in time domain. The method converts voltage signal to time-interleaved phase modulation signal of clock edge. After being amplified by a new time amplifier (TA), phases of the signal are converted to digital codes by successive approximation time-to-digital converter (SA-TDC). The test chip includes 8 interleaved 4bit SA-TDCs with short latency. The chip operates up to 4.4GHz. The measured ENOB is 3.51bit and FOM is 0.49pJ/conv.

責任著者(Corresponding author)

J-STAGEへの登録はこちら（無料）