IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Regular Section
Software-Hardware-Cooperative Protocol Processor for Extendable 10G-EPON MAC Chip
Naoki MIURA, Akihiko MIYAZAKI, Junichi KATO, Nobuyuki TANAKA, Satoshi SHIGEMATSU, Masami URANO, Mamoru NAKANISHI, Tsugumichi SHIBATA
Author information
JOURNAL RESTRICTED ACCESS

2015 Volume E98.C Issue 1 Pages 45-52

Details
Abstract
A 10-gigabit Ethernet passive optical network (10G-EPON) is promising for the next generation of access networks. A protocol processor for 10G-EPON needs to not only achieve 10-Gbps throughput but also to have protocol extendibility for various potential services. However, the conventional protocol processor does not have the ability to install additional protocols after chip fabrication, due to its hardware-based architecture. This paper presents a software-hardware cooperative protocol processor for 10G-EPON that provides the protocol extendibility. To achieve the software-hardware cooperation, the protocol processor newly employs a software-hardware partitioning technique driven by the timing requirements of 10G-EPON and a software-hardware interface circuit with event FIFO to absorb performance difference between software and hardware. The fabricated chip with this protocol processor properly works cooperatively and is able to accept newly standardized protocols. This protocol processor enables network operators to install additional service protocols adaptively for their own services.
Content from these authors
© 2015 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top