A 0.4-V 29-GHz-Bandwidth Power-Scalable Distributed Amplifier in 55-nm CMOS DDC Process

Sangyeop LEE; Shuhei AMAKAWA; Takeshi YOSHIDA; Minoru FUJISHIMA

doi:10.1587/transele.2021CTS0002

This article has now been updated. Please use the final version.

A 0.4-V 29-GHz-Bandwidth Power-Scalable Distributed Amplifier in 55-nm CMOS DDC Process

Sangyeop LEE, Shuhei AMAKAWA, Takeshi YOSHIDA, Minoru FUJISHIMA

Author information

Keywords: Distributed amplifier, low-supply-voltage, power-scalable, wideband, CMOS deeply depleted channel (DDC)

JOURNAL RESTRICTED ACCESS Advance online publication

Article ID: 2021CTS0002

DOI https://doi.org/10.1587/transele.2021CTS0002

The final version of this article is now available: Vol. E105.C (2022), No. 10 pp. 561-564

Details

Abstract

A power-scalable wideband distributed amplifier is proposed. For reducing the power consumption of this power-hungry amplifier, it is efficient to lower the supply voltage. However, there is a hurdle owing to the transistor threshold voltage. In this work, a CMOS deeply depleted channel process is employed to overcome the hurdle.

Corresponding author

Register with J-STAGE for free!