J-STAGE Home  >  Publications - Top  > Bibliographic Information

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Vol. E97.A (2014) No. 2 pp. 606-615



Regular Section

A fast and accurate architecture exploration for high performance and low energy VLIW data-path is proposed. The main contribution is a method to find Pareto optimal FU structures, i.e., the optimal number of FUs and the best instruction assignment for each FU. The proposed architecture exploration method is based on GA and enables the effective exploration of vast solution space. Experimental results showed that proposed method was able to achieve fast and accurate architecture exploration. For most cases, the estimation error was less than 1%.

Copyright © 2014 The Institute of Electronics, Information and Communication Engineers

Share this Article