Fast and Accurate Architecture Exploration for High Performance and Low Energy VLIW Data-Path

Ittetsu TANIGUCHI; Kohei AOKI; Hiroyuki TOMIYAMA; Praveen RAGHAVAN; Francky CATTHOOR; Masahiro FUKUI

doi:10.1587/transfun.E97.A.606

Regular Section

Fast and Accurate Architecture Exploration for High Performance and Low Energy VLIW Data-Path

Ittetsu TANIGUCHI, Kohei AOKI, Hiroyuki TOMIYAMA, Praveen RAGHAVAN, Francky CATTHOOR, Masahiro FUKUI

Author information

Keywords: design space exploration, architecture exploration, very long instruction-set word (VLIW) processor, genetic algorithm (GA)

JOURNAL RESTRICTED ACCESS

2014 Volume E97.A Issue 2 Pages 606-615

DOI https://doi.org/10.1587/transfun.E97.A.606

Details

Abstract

A fast and accurate architecture exploration for high performance and low energy VLIW data-path is proposed. The main contribution is a method to find Pareto optimal FU structures, i.e., the optimal number of FUs and the best instruction assignment for each FU. The proposed architecture exploration method is based on GA and enables the effective exploration of vast solution space. Experimental results showed that proposed method was able to achieve fast and accurate architecture exploration. For most cases, the estimation error was less than 1%.

Corresponding author

Register with J-STAGE for free!