IEICE Transactions on Information and Systems
Online ISSN : 1745-1361
Print ISSN : 0916-8532
Regular Section
Lightweight Security Hardware Architecture Using DWT and AES Algorithms
Ignacio ALGREDO-BADILLOFrancisco R. CASTILLO-SORIAKelsey A. RAMÍREZ-GUTIÉRREZLuis MORALES-ROSALESAlejandro MEDINA-SANTIAGOClaudia FEREGRINO-URIBE
Author information
JOURNAL FREE ACCESS

2018 Volume E101.D Issue 11 Pages 2754-2761

Details
Abstract

The great increase of the digital communications, where the technological society depends on applications, devices and networks, the security problems motivate different researches for providing algorithms and systems resistant to attacks, and these lasts need of services of confidentiality, authentication, integrity, etc. This paper proposes the hardware implementation of an steganographic/cryptographic algorithm, which is based on the DWT (Discrete Wavelet Transform) and the AES (Advanced Encryption Standard) cipher algorithm in CBC mode. The proposed scheme takes advantage of a double-security ciphertext, which makes difficult to identify and decipher it. The hardware architecture reports a high efficiency (182.2 bps/slice and 85.2 bps/LUT) and low hardware resources consumption (867 slices and 1853 LUTs), where several parallel implementations can improve the throughout (0.162 Mbps) for processing large amounts of data.

Content from these authors
© 2018 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top