IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A resistance matching based self-testable current-mode R-2R digital-to-analog converter
Jun YuanMasayoshi Tachibana
著者情報
ジャーナル フリー

2013 年 10 巻 23 号 p. 20130753

詳細
抄録
This paper presents a resistance matching based self-testable current-mode R-2R Digital-to-Analog Converter (DAC). The Built-In Self-Test (BIST) circuits are employed to observe the current redistributions in the resistance matching branches converted from the R-2R network in the DAC, and then the redistributed currents are transformed to voltages to detect the R-2R network with extra Design For Testability (DFT) circuits. The circuit-level simulation of the proposed BIST system are presented to demonstrate the feasibility with fault coverage of 96% for R-2R network and 82.6% for the Operational Amplifier (OpAmp), and area overhead of approximately 6%.
著者関連情報
© 2013 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top