Abstract
A MASH 1-1-1 ΔΣ time-to-digital converter (TDC), based on two-stage time quantization, was designed with a 0.13μm CMOS process and a 1.2V supply. A classical delay line and a Vernier delay line were used for coarse and fine quantization, respectively. Third-order noise-shaping was achieved using the proposed MASH 1-1-1 ΔΣ modulator. Simulation results showed that a resolution of up to 5.5ps and a measurement range of 38.4ns could be achieved. The proposed TDC consumes 4.9mW and occupies 0.28mm2.
