IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
An improved timing monitor for deep dynamic voltage scaling system
Weiwei ShanHaolin GuBo LiXiaoqing WuHaikun JinYintao GuoPeng Cao
Author information

2013 Volume 10 Issue 6 Pages 20130089


In the current Dynamic voltage scaling (DVS) integrated circuits, sufficient timing and voltage margins are typically wasted, because it is difficult to anticipate the exact amount by which the voltage or frequency should be scaled. The on-chip timing monitoring method is effective for this problem. In this paper, an improved timing monitor circuit with a fast error comparator is designed to detect and correct timing errors, and then it is used in a DVS system on 65nm CMOS technology for deep DVS. Post-layout simulation results show that the monitor performs well in different process corners with a wide voltage range and wide temperature range. Compared with the non-DVS circuit supplied by a fixed 1.2V voltage, our timing monitor based DVS system can save, on average, 33.4% dynamic power in different corners at the expense of 22.9% increased area.

Information related to the author
© 2013 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article