IEICE Electronics Express
Online ISSN : 1349-2543
LETTER
A 1.5–5.0 Gb/s clock and data recovery circuit with dual-PFD phase-rotating phase locked loop
Dong-Ho ChoiChangsik Yoo
Author information
JOURNALS FREE ACCESS

2014 Volume 11 Issue 11 Pages 20140351

Details
Abstract

A clock and data recovery (CDR) circuit for 1.5–5.0 Gb/s wireline transceiver is described. A phase locked loop (PLL) with dual phase frequency detector (PFD) and charge pump (CP) pairs performs the seamless phase rotation for the CDR circuit to track the phase and frequency difference. The CDR circuit implemented in a 65 nm CMOS process consumes 22.8 mW from a 1.2 V supply at 5.0 Gb/s. For 25 MHz jitter frequency, the CDR circuit can tolerate up to 0.21 unit-interval (UI) jitter with bit error rate (BER) smaller than 10−12.

Information related to the author
© 2014 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top