Rail to rail CMOS complementary input stage with only one active differential pair at a time

Maria Rodanas Valero; Alejandro Roman-Loera; Jaime Ramírez-Angulo; Nicolas Medrano; Santiago Celma

doi:10.1587/elex.11.20140392

LETTER

Rail to rail CMOS complementary input stage with only one active differential pair at a time

Maria Rodanas Valero, Alejandro Roman-Loera, Jaime Ramírez-Angulo, Nicolas Medrano, Santiago Celma

著者情報

キーワード: analog integrated circuits, CMOS integrated circuits, amplifiers, low-voltage low power design

ジャーナルフリー

2014 年 11 巻 12 号 p. 20140392

DOI https://doi.org/10.1587/elex.11.20140392

Browse “Advance online publication” version

詳細

抄録

A simple scheme for rail to rail op-amp operation is introduced. The input stage uses complementary differential pairs but only one pair is active at a time. It uses very compact control circuitry. Experimental verification is provided from a test chip prototype in 0.5 µm CMOS technology.

責任著者(Corresponding author)

J-STAGEへの登録はこちら（無料）