IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A novel layout placement structure to mitigate the multi-bit-upset in 6T-SRAM cell
Xu HuiZeng Yun
Author information
JOURNAL FREE ACCESS

2014 Volume 11 Issue 13 Pages 20140396

Details
Abstract
A novel layout structure for the typical 6T-SRAM cell is designed to mitigate the single-event induced MBU. And three-dimensional technology computer-aided design (TCAD) numerical simulation is used to evaluate the MBU hardening performance of this novel layout structure. Compared to other layout structures, our proposed layout can effectively attenuate the single-event induced MBU in typical 6T-SRAM with little area and power penalty.
Content from these authors
© 2014 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top