IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
An area-efficient dual replica-bitline delay technique for process-variation-tolerant low voltage SRAM sense amplifier timing
Yi LiLiang WenYuejun ZhangXu ChengJun HanZhiyi YuXiaoyang Zeng
Author information
JOURNALS FREE ACCESS

2014 Volume 11 Issue 3 Pages 20130992

Details
Abstract

A novel area-efficient dual replica-bitline delay technique is proposed in this brief to improve process-variation-tolerance of low voltage SRAM application. This strategy suppresses the timing variation by adding one another replica-bitline and introducing novel replica cell which has the same size as conventional. Simulation results in TSMC 65nm LP technology show that more than 32.3% timing variation is reduced and 18% cycle time is saved at low supply voltage without any area overhead.

Information related to the author
© 2014 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top