IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A 529 GHz dynamic frequency divider in 130 nm InP HBT process
Munkyo SeoJohn HackerMiguel UrteagaAnders SkalareMark Rodwell
Author information
JOURNAL FREE ACCESS

2015 Volume 12 Issue 3 Pages 20141118

Details
Abstract
This letter presents a 529 GHz 2:1 dynamic frequency divider in a 130 nm InP HBT process, which, to the best of authors’ knowledge, is the fastest frequency divider reported thus far. The presented divider is based on a novel structure to overcome bandwidth limitations of traditional dynamic frequency divider design. On-wafer measurement shows that the divider operates with the input frequency from 528.0 GHz to 529.2 GHz with bias voltage tuning, while consuming PDC ≤ 196 mW. A driver amplifier, integrated for testing purpose, dissipates 348 mW of dc power.
Content from these authors
© 2015 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top