IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
ERRATA
Erratum: A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier [IEICE Electronics Express Vol. 12 (2015) No. 5 pp. 20150102]
Chunyu PengYouwu TaoWenjuan LuZhengping LiXinchun JiJinlong YanJunning Chen
Author information
JOURNALS FREE ACCESS

2015 Volume 12 Issue 7 Pages 20158001

Details
Article 1st page
Information related to the author
© 2015 by The Institute of Electronics, Information and Communication Engineers
Previous article
feedback
Top