IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Design of hardware accelerator for Lempel-Ziv 4 (LZ4) compression
Sang Muk LeeJi Hoon JangJung Hwan OhJi Kwang KimSeung Eun Lee
著者情報
ジャーナル フリー

2017 年 14 巻 11 号 p. 20170399

詳細
抄録

Hardware accelerators are being considered as important architectural components in the context of datacenter customization to achieve high performance and low power. Compression has played an important role in computer systems by enhancing storage and communication efficiency in the charge of extra computational cost. In this letter, we present a fully pipelined compression accelerator for the Lempel-Ziv (LZ) compression algorithm. The compression accelerator is verified by using FPGA and fabricated using 65 nm CMOS technology.

著者関連情報
© 2017 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top