IEICE Electronics Express
Online ISSN : 1349-2543
LETTER
A multi-core-based heterogeneous parallel turbo decoder
Jianmin ZengChubin WuZhang ZhangXin ChengGuangjun XieJun HanXiaoyang ZengZhiyi Yu
Author information
JOURNALS FREE ACCESS

2017 Volume 14 Issue 18 Pages 20170768

Details
Abstract

It has always been a challenging task to implement a turbo decoder because it’s typically the most compute-intensive and time-consuming part in a wireless communication system. This becomes especially obvious when realizing a turbo decoder through CPUs or GPUs. In this paper, we present a heterogeneous and highly reconfigurable parallel turbo decoder for LTE by employing a multi-core processor platform. A modified sliding-window algorithm is proposed to fully exploit the parallelism of turbo decoder, and a SIMD hardware module is designed for the multi-core processor to accelerate the decoding process. Synthesized result in a 65-nm CMOS process shows that the whole system can run at a maximum clock frequency of 830 MHz, and a decoding throughput of 135 Mbps is achieved for a codeword block length of 6144 at 6 iterations. In addition, the speed-up rate compared to an unaccelerated implementation through the same multi-core platform is in the order of 800%.

Information related to the author
© 2017 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top