IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Frequent items counter based on binary decoders
Katsumi InoueTrong-Thuc HoangCong-Kha Pham
Author information
JOURNALS FREE ACCESS

2018 Volume 15 Issue 20 Pages 20180808

Details
Abstract

In this paper, the hardware design of frequent items counter is proposed. The key idea is to create a matrix of binary-value by using an array of binary-decoder to decode all of the input items in parallel. After that, an array of population-count modules are applied to the rows of the matrix to generate counting results. The architecture was implemented with five options of bit/item from 6-bit/item to 10-bit/item, and seven options of count-register bit-width from 8-bit counters to 32-bit counters. Therefore, there were 35 different versions of implementation presented in this paper. Those implementations were built on the Field-Programmable Gate Array (FPGA) board of Altera Arria V SoC development kit. Also, they were synthesized to chips with the process technology of 65 nm Silicon On Thin Buried-Oxide (SOTB). The experimental results of the proposed architecture achieved outstanding timing performances compared to other attempts to date.

Information related to the author
© 2018 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top