IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
An all-digital phase-locked loop with a PGTA-based TDC and a 0.6-V DCO
Zixuan WangHao DingHao XuCong ZhangShanwen HuXincun JiXiaojuan XiaZhikuang Cai
Author information
JOURNALS FREE ACCESS

2018 Volume 15 Issue 22 Pages 20180889

Details
Abstract

An all-digitally phase-locked loop (ADPLL) with a pipeline time-to-digital converter (TDC) is proposed in this paper. The TDC employs a programmable-gain time amplifier (PGTA) to achieve two-step time quantization. A compensator is used to correct the gain error of the PGTA. The low-voltage DCO uses current-reuse structure to achieve lower and use bridging-capacitance technique to achieve high frequency resolution. The proposed design is validated by the ADPLL fabricated in the 65-nm CMOS technology. The measurement results show that the in-band and out-band phase noises are −90 dBc/Hz@10 kHz offset and −130 dBc/Hz@1 MHz offset, respectively. The RMS and peak-peak jitter are 1.24 ps and 8.65 ps respectively.

Information related to the author
© 2018 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top