IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A DLL based clock multiplier using rotational DCDL and PRNG for spur reduction
Jinseop NohDong-Woo Jee
Author information
JOURNALS FREE ACCESS

2019 Volume 16 Issue 3 Pages 20181022

Details
Abstract

This paper presents a DLL based clock multiplier with a novel spur reduction technique. By randomly selecting delay line with pseudo random number generator (PRNG), the proposed scheme reduces the output spur due to delay cell mismatches. Rotational digitally controlled delay line (DCDL) is also proposed for seamless generation of clock edges even at random delay line switching. The clock multiplier is designed in 0.18 µm CMOS process and achieves 5∼11 dB reduction of spur while consuming 169.4 µW for 16 MHz. The core area is 0.608 mm2.

Information related to the author
© 2019 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top