IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Inverter-based sigma-delta modulator based on three-phase clock technique
Yuanxin BaoWenyuan LiLei ZhuJian Tao
Author information
JOURNALS FREE ACCESS

2019 Volume 16 Issue 3 Pages 20181119

Details
Abstract

A low-voltage inverter-based sigma-delta modulator (SDM) based on a three-phase clock technique is presented. The three-phase clock is proposed to mitigate a performance degradation due to a gate leakage current in advanced process nodes, which reduces noise introduced by the charge injection at the end of a sampling phase and an integrating phase. Simulation results in a 65 nm CMOS process show that the spectrum characteristics of the SDM match well the MATLAB model and achieve 5.1-dB enhancement in the signal-to-noise and distortion ratio performance compared to a traditional inverter-based SDM implementing the uniform loop filter and the same oversampling ratio.

Information related to the author
© 2019 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top