IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Study on the single-event upset sensitivity of 65-nm CMOS sequential logic circuit
Sai LIJianwei HANRui CHENShipeng SHANGGUANYingqi MAXuan WANG
Author information
JOURNALS FREE ACCESS

2020 Volume 17 Issue 10 Pages 20200102

Details
Abstract

This study uses a pulsed laser to investigate the sensitivity of a sequential logic circuit to a Single-Event-Upset (SEU) under different supply voltages, clock frequencies, and circuit architectures. The experimented sequential logic circuit is a D flip-flop chain manufactured in 65-nm bulk CMOS technology. The results indicate that as the voltage decreases, the SEU sensibility of the circuit increases, and in particular at low voltage ranges, it increases significantly. Additionally, the effect of clock frequency on the sensitivity of the sequential logic circuit is mainly related to the propagation of Single-Event-Transients (SETs) that are generated in combinational logic circuits. It was also found that, the Set-architecture circuit is more sensitive to SEUs during the data “0” test, while the Reset-architecture circuit is more sensitive to SEUs during the data “1” test. In addition, the failure mechanisms of SEU induced by Set-structure and Reset-structure are revealed using SPICE simulations.

Information related to the author
© 2020 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top