IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Unit cell mismatch scrambling method for high-resolution unary DAC based on virtual 3D layout
Dan YaoXuanyan BaiShogo KatayamaAnna KuwanaKazuyuki KawauchiHaruo KobayashiKouji HiraiAkira SuzukiSatoshi YamadaTomoyuki KatoRitsuko KitakogaTakeshi ShimamuraGopal AdhikariNobuto OnoKazuhiro MiuraShigeya Yamaguchi
Author information
JOURNAL FREE ACCESS

2022 Volume 19 Issue 24 Pages 20220430

Details
Abstract

The paper studies a unit cell mismatch scrambling method for a high-resolution unary DAC based on virtual 3-dimensional (3D) layout, to improve its spurious-free dynamic range (SFDR) for communication applications. This can be implemented with relatively simple interconnections and scrambling circuits, compared to that based on the 2-dimentional (2D) layout.

Content from these authors
© 2022 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top