IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A high-efficiency RISC-V microprocessor architecture optimized for audio noise suppression
Hao Gao, Yifei Jin, Shizhang Wang, Boyan Duan, Boqu Zhang, Yue Zheng, Zhuo Yang, Li Zhang
Author information
JOURNAL FREE ACCESS

2026 Volume 23 Issue 2 Pages 20250120

Details
Abstract

Audio noise suppression techniques are commonly utilized across diverse audio systems, often relying on general-purpose processors. However, this leads to inefficiencies in terms of hardware resource usage, energy consumption, and overall system expense. This paper presents a specialized microcontroller for audio noise suppression, based on the Hummingbird E203 framework. Key hardware optimizations include enhanced multiplication and division units using Booth4 encoding, Wallace tree, and dual SRT-4 mechanisms, alongside the integration of an F instruction set for floating-point operations. A camouflage strategy reduces memory transaction complexity. Software improvements utilize adaptive spectral subtraction for efficient noise suppression. Benchmarks show a 4002.5% boost in floating-point performance and significant gains in noise reduction, with a 54.6% decrease in noise energy and a 28.7% rise in signal-to-noise ratio, highlighting its efficacy.

Content from these authors
© 2026 by The Institute of Electronics, Information and Communication Engineers
Next article
feedback
Top