IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Systematic design method for low power, high speed LTPS TFT based CML inverter/buffer
Ju Young JEONG
著者情報
ジャーナル フリー

2007 年 4 巻 16 号 p. 531-535

詳細
抄録
Progress in LTPS TFT technology enabled the system-on-panel to prevail in small FPDs. And high speed TFT circuit technique is essential for expanding the system-on-panel applications. In this work, all p-channel, LTPS TFT, current mode inverter/buffer is introduced. To overcome the power hungry nature of the current mode circuit, small logic swing, complementary input, and systematic design method have been developed. The design method is essential tool to obtain the best trade off between power and delay. It is proved that the CML inverter/buffer can be designed to consume less power and to operate at higher speed than CMOS inverter.
著者関連情報
© 2007 by The Institute of Electronics, Information and Communication Engineers
前の記事
feedback
Top