IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface
Sang Joon HwangYoung Hyun JunMan Young Sung
Author information
JOURNALS FREE ACCESS

2008 Volume 5 Issue 12 Pages 446-450

Details
Abstract

The keys to good signal integrity in a Graphic DDR3 (GDDR3) SDRAM interface for a bandwidth up to 1.4Gbps/pin are the minimization of input/output pin capacitance and the accurate control of the output data skew. The proposed pre-emphasis output buffer control scheme provides output data skew minimization without an increase of input/output pin capacitance. Compared to the conventional scheme, the output data aperture window of proposed scheme has increased by 18% and the data output skew has decreased by 48%.

Information related to the author
© 2008 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top