IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A 5.4mW concurrent low noise CMOS LNA for L1/L5 GPS application
Young-jin KimYun Seong EoDonghyun Baek
Author information
JOURNALS FREE ACCESS

2009 Volume 6 Issue 1 Pages 14-19

Details
Abstract

In this paper, a concurrent CMOS LNA for GPS application is presented, which supports L1 and L5 only modes as well as L1 and L5 simultaneous mode. To achieve concurrent operation, new cascode configuration employing a single common-source input stage and two common-gate output stages is proposed. And the band-pass matching technique using two capacitor banks is applied to achieve gain and output return loss tunability. It is implemented using 0.13µm CMOS technology. The LNA achieved low noise figures of 1.68 and 1.67dB with high gains of 15.7dB and 16.7dB at L1 and L5 band, respectively and showed more than 10dB input and output return losses. The LNA chip consumes low current of 4.5mA from 1.2V supply.

Information related to the author
© 2009 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top