IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Implementation of a multi-rate and multi-size LDPC decoder
Bing LiDuo-jin ChenJun XiongMei-qiang Shi
著者情報
ジャーナル フリー

2009 年 6 巻 21 号 p. 1509-1515

詳細
抄録
A fully reconfigurable architecture of a LDPC (low-density parity check) decoder for IEEE 802.11n system is proposed in this paper. This architecture can be operated in 12 kinds of modes specified in IEEE 802.11 system. Under the proposed architecture, memory usage and hardware complexity obviously improved, as compared with the other research works. Furthermore, the proposed decoder also able to support multi-rate and multi-size LDPC codes decoding. The proposed decoder was implemented in UMC 0.18µm CMOS technology. The maximum operating frequency is measured 200MHz and the corresponding power dissipation is 691.23mW and total area is 4.61mm2.
著者関連情報
© 2009 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top