IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
A CMOS high-speed pulse swallow frequency divider for ΔΣ fractional-N PLL's
Jaewook ShinHyunchol Shin
Author information

2010 Volume 7 Issue 12 Pages 856-860


A high-speed pulse-swallow frequency divider suitable for ΔΣ fractional-N synthesizers is proposed. The proposed structure employs the retiming scheme for the modulus control signal to extend the timing margin, thus remarkably increasing the maximum operating speed. Moreover, unlike the conventional structure, the modulus control signal is set and reset by a single triggering signal to eliminate the unwanted offset at the total division ratio. It simplifies the interface logic between the divider and the ΔΣ modulator in ΔΣ fractional-N PLL's. Simulation results show that the proposed divider provides over three times faster operating speed than the conventional one. The proposed divider has been successfully verified in CMOS RF ΔΣ fractional-N frequency synthesizers.

Content from these authors
© 2010 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article